BANZSASIC FLOW WORKSHOP← BackGet startedAdvanced learning path
Physical Design
Follow the complete backend flow and learn how congestion, timing, power integrity, clocking, and manufacturability interact.
10 weeks suggested pace11 modules structured sequence
Ask about this pathCurriculum
Follow the path, module by module.
Open every module for the full step-by-step lesson, examples, checklist, and next/previous navigation.
0102030405060708091011
Introduction to Physical Design Open lesson →
- Netlist to layout
- Backend flow stages
- Inputs and outputs
Floorplanning Open lesson →
- Die and core sizing
- Macro placement
- Utilization and aspect ratio
Power Planning Open lesson →
- Rings, straps and rails
- Power connectivity
- Early IR-drop thinking
Placement Open lesson →
- Standard-cell placement
- Legalization
- Timing and congestion optimization
Clock Tree Synthesis Open lesson →
- Clock latency and skew
- Tree construction
- Post-CTS optimization
Routing Open lesson →
- Global routing
- Detailed routing
- Parasitic extraction
Physical Verification Open lesson →
- DRC and LVS
- Antenna checks
- Manufacturing readiness
PD Tool Knowledge Open lesson →
- Database and views
- Reports and commands
- Flow automation
Congestion Analysis Open lesson →
- Overflow maps
- Root-cause analysis
- Placement and routing fixes
IR Drop and Power Integrity Open lesson →
- Static and dynamic IR
- EM awareness
- Power-grid improvement
The ECO Flow Open lesson →
- Late-stage changes
- Timing ECO
- Metal-only implementation
Before you begin
Prerequisites
- Synthesis fundamentals
- STA basics
- Linux and TCL basics
Ready to begin Physical Design?
Write to us for the next learning schedule or workshop batch.
asicflowworkshop@gmail.com