BANZSASIC FLOW WORKSHOP← BackGet startedSignoff learning path
Physical Verification
Learn the physical checks that determine whether a layout matches the design intent and can be manufactured reliably.
4 weeks suggested pace4 modules structured sequence
Ask about this pathCurriculum
Follow the path, module by module.
Open every module for the full step-by-step lesson, examples, checklist, and next/previous navigation.
01020304
Verification setup Open lesson →
- Foundry decks and runsets
- Layout and netlist inputs
- Hierarchy and black boxes
DRC Open lesson →
- Width, spacing and enclosure
- Density checks
- Violation debugging
LVS Open lesson →
- Extraction and comparison
- Shorts and opens
- Device mismatches
Tapeout checks Open lesson →
- Antenna verification
- ERC concepts
- Final signoff checklist
Before you begin
Prerequisites
- Physical-design flow
- Basic layout knowledge
Ready to begin Physical Verification?
Write to us for the next learning schedule or workshop batch.
asicflowworkshop@gmail.com