Banzs TeamBANZSASIC FLOW WORKSHOP← BackGet started

Core learning path

Design Verification

Learn how verification engineers convert a specification into a measurable plan and systematically uncover design bugs.

8 weeks suggested pace4 modules structured sequence
Ask about this path

Curriculum

Follow the path, module by module.

Open every module for the full step-by-step lesson, examples, checklist, and next/previous navigation.

01

Verification planning Open lesson →

  • Specification review
  • Test planning
  • Directed vs constrained-random testing
02

Testbench construction Open lesson →

  • Stimulus and drivers
  • Monitors and scoreboards
  • Reference models
03

Assertions & coverage Open lesson →

  • Immediate and concurrent assertions
  • Code coverage
  • Functional coverage
04

Debug & closure Open lesson →

  • Waveform debugging
  • Regression triage
  • Coverage closure

Before you begin

Prerequisites

Ready to begin Design Verification?

Write to us for the next learning schedule or workshop batch.

asicflowworkshop@gmail.com